Free and open collection of RISC-V IP.
-
Updated
Apr 30, 2024 - Verilog
Free and open collection of RISC-V IP.
An operating system performs a context switch when it suspends one kernel-level thread and activates a different thread. Typically, data stored in the cache memory are lost in such events. This project aims to explore the advantages of maintaining multiple small "cache-storage-cores" and switching to the appropriate one during a context switch. …
Add a description, image, and links to the systems-on-chip-design topic page so that developers can more easily learn about it.
To associate your repository with the systems-on-chip-design topic, visit your repo's landing page and select "manage topics."